Senior Project Abstract

​Hardware verification is a critical process in modern embedded electronics design. The accuracy of digital logic must be ensured pre-fabrication & post-fabrication for the hardware ASIC design synthesis. This project involves an FPGA hardware verification technique in which SoC assertions are monitored for potential system security violations.